



20V N-Channel Enhancement Mode MOSFET

MTA340N02N3

BV_{DSS}	20V
I_D	820mA
$R_{DS(on)}@V_{GS}=4.5V, I_D=650mA$	299m Ω (typ)
$R_{DS(on)}@V_{GS}=2.5V, I_D=500mA$	541m Ω (typ)
$R_{DS(on)}@V_{GS}=1.8V, I_D=200mA$	1.05 Ω (typ)

Features

- Simple drive requirement
- Small package outline
- Pb-free lead plating and halogen-free package

Symbol

Outline

Absolute Maximum Ratings ($T_a=25^\circ\text{C}$)

Parameter	Symbol	Limits	Unit
Drain-Source Voltage	V_{DS}	20	V
Gate-Source Voltage	V_{GS}	± 12	
Continuous Drain Current @ $T_A=25^\circ\text{C}$, $V_{GS}=4.5\text{V}$	I_D	820 (Note 4)	mA
Continuous Drain Current @ $T_A=70^\circ\text{C}$, $V_{GS}=4.5\text{V}$		656 (Note 4)	
Pulsed Drain Current (Notes 1, 2)	I_{DM}	3.3	A
Power Dissipation	P_D	1.38 (Note 3)	W
		0.35 (Note 4)	
ESD susceptibility	V_{ESD}	1400 (Note 5)	V
Operating Junction and Storage Temperature	T_j, T_{stg}	-55~+150	$^\circ\text{C}$

- Note : 1. Pulse width limited by maximum junction temperature.
 2. Pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
 3. Surface mounted on 1 in² copper pad of FR-4 board, $t \leq 10\text{s}$.
 4. Surface mounted on FR-4 board of minimum pad size.
 5. Human body model, 1.5k Ω in series with 100pF.

**Thermal Performance**

Parameter	Symbol	Limit	Unit
Thermal Resistance, Junction-to-Ambient, max	Rth,ja	90	°C/W
Thermal Resistance, Junction-to-Case, max	RθJC	80	°C/W

Note : Surface mounted on 1 in² copper pad of FR-4 board, 357°C/W when mounted on minimum copper pad.


Electrical Characteristics (Tj=25°C, unless otherwise noted)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV _{DSS}	20	-	-	V	V _{GS} =0, I _D =250μA
V _{GS(th)}	0.45	0.66	1.0	V	V _{DS} =V _{GS} , I _D =250μA
I _{GSS}	-	-	±10	μA	V _{GS} =±12V, V _{DS} =0
I _{DSS}	-	-	1		V _{DS} =16V, V _{GS} =0
	-	-	10		V _{DS} =16V, V _{GS} =0 (Tj=70°C)
*R _{DS(ON)}	-	299	390	mΩ	V _{GS} =4.5V, I _D =650mA
	-	541	705		V _{GS} =2.5V, I _D =500mA
	-	1.05	1.5	Ω	V _{GS} =1.8V, I _D =200mA
*G _{FS}	-	870	-	mS	V _{DS} =10V, I _D =400mA
Dynamic					
C _{iss}	-	35	-	pF	V _{DS} =15V, V _{GS} =0, f=1MHz
C _{oss}	-	11	-		
C _{rss}	-	9	-		
t _{d(ON)}	-	7	-	ns	V _{DS} =15V, I _D =500mA, V _{GS} =4.5V, R _G =6Ω
t _r	-	21	-		
t _{d(OFF)}	-	25	-		
t _f	-	47	-		
Q _g	-	1	-	nC	V _{DS} =15V, I _D =500mA, V _{GS} =4.5V
Q _{gs}	-	0.05	-		
Q _{gd}	-	0.4	-		
Source-Drain Diode					
*V _{SD}	-	0.78	1.0	V	V _{GS} =0V, I _S =150mA

*Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%

Ordering Information


Device	Package	Shipping
MTA340N02N3-0-T1-G	SOT-23 (Pb-free lead plating and halogen-free package)	3000 pcs / tape & reel






Typical Characteristics


Typical Output Characteristics




Breakdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature




Typical Characteristics(Cont.)


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Single Pulse Power Rating, Junction to Ambient
 (Note on page 2)




Forward Transfer Admittance vs Drain Current






Maximum Safe Operating Area




Maximum Drain Current vs Junction Temperature




Typical Characteristics(Cont.)




Recommended Soldering Footprint



Reel Dimension



Carrier Tape Dimension




Notes:

1. 10 sprocket hole pitch cumulative tolerance ± 0.2 .
2. Camber not to exceed 1mm in 100mm.
3. Material : conductive Black Polystyrene.
4. Ao & Bo measured on a plane 0.3mm above the bottom of the pocket.
5. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
6. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.

Recommended wave soldering condition


Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

Recommended temperature profile for IR reflow


Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(Ts min)	100°C	150°C
-Temperature Max(Ts max)	150°C	200°C
-Time(ts min to ts max)	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (TL)	183°C	217°C
- Time (tL)	60-150 seconds	60-150 seconds
Peak Temperature(TP)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

SOT-23 Dimension



*: Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.1102	0.1204	2.80	3.04	J	0.0032	0.0079	0.08	0.20
B	0.0472	0.0669	1.20	1.70	K	0.0118	0.0266	0.30	0.67
C	0.0335	0.0512	0.89	1.30	L	0.0335	0.0453	0.85	1.15
D	0.0118	0.0197	0.30	0.50	S	0.0830	0.1161	2.10	2.95
G	0.0669	0.0910	1.70	2.30	V	0.0098	0.0256	0.25	0.65
H	0.0000	0.0040	0.00	0.10	L1	0.0118	0.0197	0.30	0.50

Notes: 1.Controlling dimension: millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.